G raphene is the thinnest electronic material, merely one atom thick, with very high carrier mobilities, and therefore it should enable transistors operating at very high frequencies (1) (2) (3) . Here, we present field-effect transistors (FETs) fabricated on a 2-inch graphene wafer ( Fig. 1A) with a cutoff frequency in the radio frequency range, as high as 100 GHz.
Graphene (one to two layers) was epitaxially formed on the Si face of a semi-insulating, highpurity SiC wafer by thermal annealing at 1450°C (4) and exhibited an electron carrier density of 3 × 10 12 cm −2 and a Hall-effect mobility between 1000 to 1500 cm 2 V -1
. In order to form the top gate stack, an interfacial polymer layer made of a derivative of poly-hydroxystyrene was spin-coated on the graphene before atomic layer deposition of a 10-nm-thick HfO 2 insulating layer (5). These gate dielectric deposition steps maintained the Hall-effect carrier mobility, between 900 to 1520 cm 2 V -1
, for devices fabricated across the 2-inch wafer.
Arrays of top-gated FETs were fabricated with various gate lengths, L G , the shortest being 240 nm. The drain current, I D , of graphene FETs measured as a function of gate voltage, V G (Fig. 1B) , exhibited n-type characteristics. For all of our graphene FETs, the Dirac point (the current minimum) always occurred at V G < -3.5 V. This value corresponds to a rather high electron density (>4 × 10 12 cm
) in the graphene channel at a zero gate bias state and is advantageous for achieving low series resistance of graphene FETs. As a result, the device transconductance, g m , defined by dI D /dV G , is nearly constant over a wide V G range in the on state (right axis in Fig. 1B ). The output characteristics (Fig. 1C) differ from those of conventional Si FETs because of the absence of a band gap in graphene. No clear current saturation was observed at drain biases up to 2 V or before device breakdown, so the device transconductance increases with drain voltage for these graphene FETs.
The scattering (S) parameters of these transistors were measured to investigate their highfrequency response. The short-circuit current gain |h 21 | (the ratio of small-signal drain and gate currents) was derived from measured S parameters and displays the 1/f frequency dependence expected for an ideal FET (Fig. 1D) . The cutoff frequency f T is the frequency at which the current gain |h 21 | becomes unity and signifies the highest frequency at which signals are propagated. For a gate length of 240 nm, f T as high as 100 GHz was measured at a drain bias of 2.5 V.
This 100-GHz cutoff frequency exceeds those of graphene FETs previously reported (1-3, 5) as well as those of Si metal-oxide semiconductor FETs of the same gate length (~40 GHz at 240 nm) (6). In addition to the current gain, the graphene FETs also possess power gain, G MAG , up to f MAX~1 4 GHz and 10 GHz for 550-nm and 240-nm gate lengths (7), respectively. Both f T and f MAX are important figures of merit of transistor performance. f T reflects the intrinsic behavior of a transistor channel, whereas f MAX also strongly depends on other factors such as the device layout and can be further enhanced, for example, by optimizing the gate contact leads.
The graphene FETs, made by using waferscale graphene synthesis and fabrication processes, demonstrate the high potential of graphene for electronics applications. 
